You are here: TUCS > PUBLICATIONS > Publication Search > A Stacked Mesh 3D NoC Architec...
A Stacked Mesh 3D NoC Architecture Enabling Congestion-Aware and Reliable Inter-Layer Communication
Amir-Mohammad Rahmani, Khalid Latif, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, A Stacked Mesh 3D NoC Architecture Enabling Congestion-Aware and Reliable Inter-Layer Communication. In: Papadopoulos George A. (Ed.), Proc. of Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, 423-430, IEEE/EUROMICRO, 2011.
Abstract:
In this paper, an efficient architecture to optimize system performance, power consumption, and reliability of stacked mesh 3D NoC is proposed. Stacked mesh is a feasible architecture which takes advantage of the short inter-layer wiring delays, while suffering from inefficient intermediate buffers. To cope with this, an inter-layer communication mechanism is developed to enhance the buffer utilization, load balancing, and system fault-tolerance. The mechanism benefits from a congestion-aware and bus failure tolerant routing algorithm for vertical communication. To estimate the efficiency of the proposed architecture, the system has been simulated using uniform, hotspot 10%, and Negative Exponential Distribution (NED) traffic patterns. In addition, a video conference encoder has been used as a real application for system analysis. Our extensive experiments show significant power and performance improvements compared to a typical stacked mesh 3D NoC.
BibTeX entry:
@INPROCEEDINGS{inpRaLaLiPlTe11a,
title = {A Stacked Mesh 3D NoC Architecture Enabling Congestion-Aware and Reliable Inter-Layer Communication},
booktitle = {Proc. of Euromicro International Conference on Parallel, Distributed, and Network-Based Processing},
author = {Rahmani, Amir-Mohammad and Latif, Khalid and Liljeberg, Pasi and Plosila, Juha and Tenhunen, Hannu},
editor = {George A., Papadopoulos},
publisher = {IEEE/EUROMICRO},
pages = {423-430},
year = {2011},
keywords = {3D NoC-Bus Hybrid Architecture; Routing Algorithm; Fault Tolerance; 3D IC},
}
Belongs to TUCS Research Unit(s): Distributed Systems Laboratory (DS Lab), High Performance Computing and Communication, Communication Systems (ComSys)