You are here: TUCS > PUBLICATIONS > Publication Search > Power-Aware Architecture for 3...
Power-Aware Architecture for 3D Networks-on-Chip
Amir-Mohammad Rahmani, Khalid Latif, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, Power-Aware Architecture for 3D Networks-on-Chip. In: Erwin Grosspietsch, Konrad Kloeckner (Eds.), Work in Progress Session of the Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (WiP-PDP’11), 15-16, SEA Publications: SEA-SR-29, 2011.
Abstract:
N/A
BibTeX entry:
@INPROCEEDINGS{inpRaLaLiPlTe11b,
title = {Power-Aware Architecture for 3D Networks-on-Chip},
booktitle = {Work in Progress Session of the Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (WiP-PDP’11)},
author = {Rahmani, Amir-Mohammad and Latif, Khalid and Liljeberg, Pasi and Plosila, Juha and Tenhunen, Hannu},
editor = {Grosspietsch, Erwin and Kloeckner, Konrad},
publisher = {SEA Publications: SEA-SR-29},
pages = {15-16},
year = {2011},
}
Belongs to TUCS Research Unit(s): Distributed Systems Laboratory (DS Lab), High Performance Computing and Communication, Communication Systems (ComSys)