Where academic tradition
meets the exciting future

Thermal Modelling of 3D Multicore Systems in a Flip-Chip Package

Kameswar Rao Vaddina, Tamoghna Mitra, Pasi Liljeberg, Juha Plosila, Thermal Modelling of 3D Multicore Systems in a Flip-Chip Package. In: IEEE International SoC Conference (SoCC 2010), 2010.

Abstract:

Three-dimensional (3D) technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. In this work, a 3D thermal model of a multicore system is developed to investigate the effects of hotspot, and placement of silicon die layers, on the thermal performance of a modern flip-chip package. In this regard, both the steady-state and transient heat transfer analysis has been performed on the 3D flip-chip package. Two different thermal models were evaluated under different operating conditions. Through experimental simulations, we have found a model which has better thermal performance. The optimal placement solution is also provided based on the maximum temperature attained by the individual silicon dies. We have also provided the improvement that is required in the heat sink thermal resistance of a 3D system when compared to the single-die system.

Files:

Full publication in PDF-format

BibTeX entry:

@INPROCEEDINGS{inpVaMiLiPl10a,
  title = {Thermal Modelling of 3D Multicore Systems in a Flip-Chip Package},
  booktitle = {IEEE International SoC Conference (SoCC 2010)},
  author = {Vaddina, Kameswar Rao and Mitra, Tamoghna and Liljeberg, Pasi and Plosila, Juha},
  year = {2010},
}

Belongs to TUCS Research Unit(s): Distributed Systems Laboratory (DS Lab)

Edit publication