You are here: TUCS > PUBLICATIONS > Publication Search > Formal Modelling of Synchronou...
Formal Modelling of Synchronous Hardware Components for System-on-Chip
Tomi Westerlund, Juha Plosila, Formal Modelling of Synchronous Hardware Components for System-on-Chip. In: International Symposium on System-On-Chip, 116-119, 2005.
Abstract:
In this paper we present aspects of synchronous hardware
component design in a formal framework of Timed Action
Systems. Timed Action Systems is an extension of the Action
Systems formalism that has been applied to the area of
asynchronous and synchronous hardware design. We define
synchronous operation of timed action systems and how timing
characteristics of these systems are defined. Furthermore,
we present time constraints that are used to confirm the
tenability of timing during the development of hardware
components
BibTeX entry:
@INPROCEEDINGS{inpWePl05b,
title = {Formal Modelling of Synchronous Hardware Components for System-on-Chip},
booktitle = {International Symposium on System-On-Chip},
author = {Westerlund, Tomi and Plosila, Juha},
pages = {116-119},
year = {2005},
}
Belongs to TUCS Research Unit(s): Distributed Systems Laboratory (DS Lab)