You are here: TUCS > PUBLICATIONS > Publication Search > A Systematic Reordering Mechan...
A Systematic Reordering Mechanism for on-Chip Networks Using Efficient Congestion-Aware Method
Masoud Daneshtalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen, A Systematic Reordering Mechanism for on-Chip Networks Using Efficient Congestion-Aware Method. Journal of Systems Architecture 59(4-5), 213–222, 2013.
Abstract:
In-order delivery is a critical issue of memory parallelism in network-based MPSoCs where multiple memories can be accessed simultaneously. In addition to the in-order delivery, network congestion is another subtle point that required to be taken into account for such architectures. Therefore, a congestion-aware method is necessitated to deal with the network congestion while coping with the ordering of transactions. In this paper, we present a streamlined method, named Global Load Balancing (GLB), in order to reduce the network congestion. The ideas behind the GLB method are twofold. The first idea is to use the global congestion information as a metric for arbitration in routers to reduce the congestion level of highly congested areas. The second idea is to use an adaptive scheduler in network interfaces based on the global congestion information to avoid additional traffic to congested areas. Experimental results with synthetic test cases demonstrate that the on-chip network utilizing the GLB method considerably outperforms a conventional on-chip network.
BibTeX entry:
@ARTICLE{jDaEbLiPlTe13a,
title = {A Systematic Reordering Mechanism for on-Chip Networks Using Efficient Congestion-Aware Method},
author = {Daneshtalab, Masoud and Ebrahimi, Masoumeh and Liljeberg, Pasi and Plosila, Juha and Tenhunen, Hannu},
journal = {Journal of Systems Architecture },
volume = {59},
number = {4-5},
publisher = {Elsevier},
pages = {213–222},
year = {2013},
}
Belongs to TUCS Research Unit(s): Embedded Computer and Electronic Systems (ECES)
Publication Forum rating of this publication: level 1