• TUCS Publication Series
• How to Publish in TUCS Series
• Publication Search
• Publication Graph
• Publication Input
• Publication Input Guide
• JuFo Browser

Adaptive Input-Output Selection Based On-Chip Router Architecture

Masoud Daneshtalab, Maryam Kamali, Masoumeh Ebrahimi, Siamak Mohammadi, Ali Afzali-Kusha, Juha Plosila, Adaptive Input-Output Selection Based On-Chip Router Architecture. Journal of Low Power Electronics 8(1), 11–29, 2012.

Abstract:

In this paper, we propose a novel on-chip router architecture, named Adaptive Input-Output Selection (AIOS), for networks-on-chip. The architecture employs efficient input and output selection methods in order to reduce the maximum power consumption and latency of the network. The output selection of AIOS utilizes an adaptive minimal and non-minimal routing algorithm which relies on the congestion condition of neighboring routers to circumvent the congested areas in the network. Moreover, the presented routing scheme is capable of supporting both unicast and multicast communication. When multiple input ports competing for the same output port, the input selection of AIOS serves each input port according to its congestion level to diminish possible network congestion. The simulation results show that in synthetic and realistic traffic profiles the presented router architecture reduces both average latency and maximum power consumption compared to baseline architectures.

BibTeX entry:

@ARTICLE{jDaKaEbMoAfPl12a,
  title = {Adaptive Input-Output Selection Based On-Chip Router Architecture},
  author = {Daneshtalab, Masoud and Kamali, Maryam and Ebrahimi, Masoumeh and Mohammadi, Siamak and Afzali-Kusha, Ali and Plosila, Juha},
  journal = {Journal of Low Power Electronics},
  volume = {8},
  number = {1},
  publisher = {American Scientific Publishers},
  pages = {11–29},
  year = {2012},
  keywords = {unicast and multicast routing, network on chip, router architecture},
}

Belongs to TUCS Research Unit(s): Distributed Systems Laboratory (DS Lab), Embedded Computer and Electronic Systems (ECES)

Publication Forum rating of this publication: level 1

Edit publication