You are here: TUCS > PUBLICATIONS > Publication Search > Path-based Partitioning Method...
Path-based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing
Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, Jose Flich, Hannu Tenhunen, Path-based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing . IEEE TRANSACTIONS ON COMPUTERS 99, 1–16, 2012.
Abstract:
combining the benefits of 3D ICs and Networks-on-Chip (NoCs) schemes provides a significant performance gain in
Chip Multi-Processors (CMPs) architectures. As multicast communication is commonly used in cache coherence protocols for CMPs
and in various parallel applications, the performance of these systems can be significantly improved if multicast operations are
supported at hardware level. In this paper, we present several partitioning methods for the path-based multicast approach in 3D
mesh-based NoCs, each with different levels of efficiency. In addition, we develop novel analytical models for unicast and multicast
traffic to explore the efficiency of each approach. In order to distribute the unicast and multicast traffic more efficiently over the
network, we propose Minimal and Adaptive Routing (MAR) algorithm for the presented partitioning methods. The analytical and
experimental results show that an advantageous method named Recursive Partitioning (RP) outperforms the other approaches. RP
recursively partitions the network until all partitions contain a comparable number of switches and thus the multicast traffic is equally
distributed among several subsets and the network latency is considerably decreased. The simulation results reveal that the RP
method can achieve performance improvement across all workloads while performance can be further improved by utilizing the
MAR algorithm. 19% average and 42% maximum latency reduction is obtained on SPLASH-2 and PARSEC benchmarks running on
a 64-core CMP.
BibTeX entry:
@ARTICLE{jEbDaLiPlFlTe12a,
title = {Path-based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing },
author = {Ebrahimi, Masoumeh and Daneshtalab, Masoud and Liljeberg, Pasi and Plosila, Juha and Flich, Jose and Tenhunen, Hannu},
journal = {IEEE TRANSACTIONS ON COMPUTERS},
volume = {99},
publisher = {IEEE},
pages = {1–16},
year = {2012},
}
Belongs to TUCS Research Unit(s): Embedded Computer and Electronic Systems (ECES)
Publication Forum rating of this publication: level 3