• TUCS Publication Series
• How to Publish in TUCS Series
• Publication Search
• Publication Graph
• Publication Input
• Publication Input Guide
• JuFo Browser

Boosting Performance of Self-Timed Delay-Insensitive Bit Parallel On-Chip Interconnects

Ethiopia Nigussie, Sampo Tuuna, Juha Plosila, Pasi Liljeberg, Jouni Isoaho, Hannu Tenhunen, Boosting Performance of Self-Timed Delay-Insensitive Bit Parallel On-Chip Interconnects. IET Circuits, Devices and Systems Journal 5(6), 505 - 517, 2011.

Abstract:

The authors present a performance boosting technique with a better power efficiency for delay-insensitive on-chip interconnects. The increase in signal propagation delay uncertainty with technology scaling makes self-timed delay-insensitive on-chip interconnects the most appropriate alternative. However, achieving high-performance communication in self-timed delay-insensitive links is difficult, especially for large bit parallel transmission because of the time-consuming detection of
each bit validity. The authors present a high-speed completion detection technique along with its circuit implementation and two on-chip interconnects which use the proposed completion detection circuit. The performance, power consumption, power efficiency and area of the presented on-chip interconnects are analysed and compared with the conventionally implemented delay-insensitive interconnects. For 64-bit parallel transmission, 2.07 and 1.72 times throughput improvement with 47 and
39% more power efficiency have been achieved for the two interconnects compared to their conventional counterparts. The interconnect circuits are designed and simulated using Cadence Analog Spectre and Hspice with 65 nm complementary metal–oxide semiconductor technology from STMicroelectronics.

BibTeX entry:

@ARTICLE{jNiTuPlLiIsTe11a,
  title = {Boosting Performance of Self-Timed Delay-Insensitive Bit Parallel On-Chip Interconnects},
  author = {Nigussie, Ethiopia and Tuuna, Sampo and Plosila, Juha and Liljeberg, Pasi and Isoaho, Jouni and Tenhunen, Hannu},
  journal = {IET Circuits, Devices and Systems Journal},
  volume = {5},
  number = {6},
  pages = {505 - 517},
  year = {2011},
  keywords = {on-chip interconnects, self-timed delay-insensitive communication, current sensing signaling, completion detection},
}

Belongs to TUCS Research Unit(s): Communication Systems (ComSys)

Edit publication