Where academic tradition
meets the exciting future

You are here: TUCS > PUBLICATIONS > Publication Search > VeloPix: The Pixel ASIC for th...

VeloPix: The Pixel ASIC for the LHCb Upgrade

Tuomas Poikela, Massimiliano De Gaspari, Juha Plosila, Tomi Westerlund, Rafael Ballagriga, Jan Buytart, Michael Campbell, Xavi Llopart, Ken Wyllie, Vladimir Gromov, Martin van Beuzekom, Vladimir Zivkovic, VeloPix: The Pixel ASIC for the LHCb Upgrade. Journal of Instrumentation , 1–9, 2015.

http://dx.doi.org/10.1088/1748-0221/10/01/C01057

Abstract:

The LHCb Vertex Detector (VELO) will be upgraded in 2018 along with the other subsystems of LHCb in order to enable full readout at 40 MHz, with the data fed directly to the software triggering algorithms. The upgraded VELO is a lightweight hybrid pixel detector operating in vacuum in close proximity to the LHC beams.

The readout will be provided by a dedicated front-end ASIC, dubbed VeloPix, matched to the LHCb readout requirements and the 55 × 55 μm VELO pixel dimensions. The chip is closely related to the Timepix3, from the Medipix family of ASICs. The principal challenge that the chip has to meet is a hit rate of up to 900 Mhits/s, resulting in a required output bandwidth of more than 16 Gbit/s. The occupancy across the chip is also very non-uniform, and the radiation levels reach an integrated 400 Mrad over the lifetime of the detector.VeloPix is a binary pixel readout chip with a data driven readout, designed in 130 nm CMOS technology. The pixels are combined into groups of 2 × 4 super pixels, enabling a shared logic and a reduction of bandwidth due to combined address and time stamp information. The pixel hits are combined with other simultaneous hits in the same super pixel, time stamped, and immediately driven off-chip. The analog front-end must be sufficiently fast to accurately time stamp the data, with a small enough dead time to minimize data loss in the most occupied regions of the chip. The data is driven off chip with a custom designed high speed serialiser. The current status of the ASIC design, the chip architecture and the simulations will be described.

BibTeX entry:

@ARTICLE{jPoDePlWeBaBuCaLlWyGrvaZi15a,
  title = {VeloPix: The Pixel ASIC for the LHCb Upgrade},
  author = {Poikela, Tuomas and Gaspari, Massimiliano De and Plosila, Juha and Westerlund, Tomi and Ballagriga, Rafael and Buytart, Jan and Campbell, Michael and Llopart, Xavi and Wyllie, Ken and Gromov, Vladimir and Beuzekom, Martin van and Zivkovic, Vladimir},
  journal = {Journal of Instrumentation},
  pages = {1–9},
  year = {2015},
  ISSN = {1748-0221},
}

Belongs to TUCS Research Unit(s): Embedded Computer and Electronic Systems (ECES)

Publication Forum rating of this publication: level 1

Edit publication